



1. Features

- SGT MOSFET technology
- Proprietary New Trench Technology
- $R_{DS(ON)}=2.0m\Omega(\text{typ.})@V_{GS}=10V$, DFN5*6
- $R_{DS(ON)}=3.1m\Omega(\text{typ.})@V_{GS}=10V$, TO-252
- Fast Switching and High efficiency
- Low on-resistance

2. Applications

- Synchronous Rectification for AC/DC Quick Charger
- Battery management
- Telecom and Server Power Supply

3. Pin configuration



Pin		Function
DFN5*6	TO-252	
4	1	Gate
5,6,7,8	2	Drain
1,2,3	3	Source

4. Ordering Information

Part Number	Package	Brand
KCY2408A	DFN5*6	KIA
KCD2408A	TO-252	KIA

5. Absolute maximum ratings

(T_c=25 °C, unless otherwise specified)

Parameter	Symbol	Ratings	Unit	
Drain-to-Source Voltage ¹⁾	V _{DSS}	80	V	
Gate-to-Source Voltage	V _{GSS}	±20	V	
Continuous Drain Current	T _c =25 °C	I _D	190	A
	T _c =100 °C	I _D	143	A
Pulsed Drain Current at V _{GS} =10V ²⁾	I _{DM}	750	A	
Single Pulse Avalanche Energy L=1mH	EAS	880	mJ	
Power Dissipation T _c =25 °C	P _D	227	W	
Derating Factor above T _A =25°C	P _D	1.82	W/°C	
Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10 seconds, Package Body for 10 seconds	T _L T _{PAK}	300 260	°C	
Operating and Storage Temperature Range	T _J &T _{STG}	-55 to 150	°C	

Caution: Stresses greater than those listed in the “Absolute Maximum Ratings” may cause permanent damage to the device.

6. Thermal characteristics

Parameter	Symbol	Ratings	Unit
Thermal Resistance, Junction-to-Case	R _{θJC}	0.55	°C/W
Thermal Resistance, Junction-to-Ambient	R _{θJA}	50	°C/W

7. Electrical characteristics

 (T_J=25°C, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit	
Drain-to-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V, I _D =250uA	80	-	-	V	
Drain-to-Source Leakage Current	I _{DSS}	V _{DS} =80V, V _{GS} =0V	-	-	1	uA	
		V _{DS} =64V, T _J =125°C	-	-	100	uA	
Gate-to-Source Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA	
Drain-to-Source ON Resistance ³⁾	R _{DS(ON)}	V _{GS} =10V, I _D =40A	DFN5*6	-	2.0	2.5	mΩ
			TO-252	-	3.1	3.5	mΩ
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} =V _{GS} , I _D =250uA	2.0	-	4.0	V	
Forward Transconductance ⁴⁾	g _{fs}	V _{DS} =15V, I _D =25A	-	18	-	S	
Input Capacitance	C _{iss}	V _{GS} =0V, V _{DS} =40V, f=1.0MHZ	-	6670	-	pF	
Reverse Transfer Capacitance	C _{rss}		-	54	-		
Output Capacitance	C _{oss}		-	1020	-		
Total Gate Charge	Q _g	V _{DD} =40V, I _D =50A, V _{GS} =10V	-	105	-	nC	
Gate-to-Source Charge	Q _{gs}		-	28	-		
Gate-to-Drain (Miller) Charge	Q _{gd}		-	29	-		
Turn-on Delay Time	t _{d(ON)}	V _{DD} =40V, I _D =50A, R _G =3.0Ω, V _{GS} =10V	-	30	-	nS	
Rise Time	t _{rise}		-	20	-		
Turn-Off Delay Time	t _{d(OFF)}		-	65	-		
Fall Time	t _{fall}		-	18	-		
Continuous Source Current ⁴⁾	I _{SD}	Integral PN-diode in MOSFET	-	-	190	A	
Pulsed Source Current ⁴⁾	I _{SM}		-	-	750	A	
Forward Voltage	V _{SD}	I _S =80A, V _{GS} =0V	-	-	1.2	V	
Reverse recovery time	t _{rr}	V _{GS} =0V, I _F =50A, diF/dt=100A/μs	-	82	-	ns	
Reverse recovery charge	Q _{rr}		-	71	-	uC	

Note:

 1) T_J=+25°C to +150°C

2) Repetitive rating; pulse width limited by maximum junction temperature.

3) Pulse width ≤ 380μs; duty cycle ≤ 2%.

4) Silicon limited current only.

8. Test circuits and waveforms




Figure 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage




Figure 6: Body-Diode Characteristics




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area

9. Test Circuits and Waveforms




Fig. 1.1 Peak Diode Recovery dv/dt Test Circuit




Fig. 1.2 Peak Diode Recovery dv/dt Waveforms




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3.1 Gate Charge Test Circuit




Fig. 3.2 Gate Charge Waveform




Fig. 4.1 Unclamped Inductive Switching Test Circuit




Fig. 4.2 Unclamped Inductive Switching Waveforms